

Wen Chieh Lo

Taipei, Taiwan | ✉ jack910817@gmail.com | ☎ +886 978428236 | 🌐 Website | 📄 Wen Chieh Lo

Education

National Taiwan University, B.S. in Electrical Engineering

Sept. 2020 – Jun. 2024

- GPA: 3.99/4.30 (3.83/4.00)
- **Coursework:** Computer Architecture(A), Digital Circuit Design Lab(A), Computer-aided VLSI System Design(A), Integrated Circuit Design(A) Operating System(A), Algorithm, Data Structure, Linear Algebra, Discrete Math

Experience

Undergraduate Researcher, Prof. Yi-Chang Lu's Lab @ National Taiwan University

Feb. 2023 – Now

[\[Preprint Paper Link\]](#)

- Designed the **first memory-efficient syncmer based end-to-end hardware accelerated genome sequence aligner**, achieving **12.84x speedup** compared to minimap2 using TSMC 28nm process and **3.10x speed up** using FPGA.
- Designed the **first-ever hardware-friendly syncmer extraction hardware**, utilizing FIFO and a 2-stage buffer to enable pipelined dual-parameter offset syncmer extraction.
- Performed bitwidth reduction for alignment traceback, optimizing spliced alignment by storing traceback information with only 5 bits and using a heuristic to omit intermediate storage for long introns, reducing **98% of memory usage**.

Digital IC Design Intern, SoC Integration Team @ MediaTek

Jul. 2023 – Aug. 2023

- Designed a **dynamic clock control flow for Network-on-Chip (NoC)** nodes with dynamic clock management IP, optimizing power efficiency and preventing packet transmission conflicts by ensuring no other packets are being transmitted during clock transitions.
- Developed a signaling mechanism to prevent data loss during clock restart, while supporting reliable transmission across different clock domains within the NoC system.
- Maintained the synthesis environment for performance, power, and area analysis of Configuration BUS.

Undergraduate Researcher, Prof. Ryan Kastner's Lab @ UC San Diego

Jul. 2022 – Aug. 2022

[\[Slide Link\]](#)

- Developed an **automatic accumulator bitwidth optimization feature** for the HLS4ML real-time Machine Learning Model Inference toolkit, for both Fully Connected and Convolutional layers, leveraging the **wrap-around property** to ensure efficient resource utilization and overflow prevention.
- Established precision bounds (Pessimistic, Conservative, and Optimistic) based on weight data, input data, and kernel specifications, using a custom method to enable flexible bitwidth configurations for diverse neural network architectures.

Projects

QR Decomposition of MIMO Demodulation [\[Report Link\]](#)

Nov. 2023 – Dec. 2023

- Designed a hardware for QR Decomposition in a MIMO receiver using the Modified Gram-Schmidt Algorithm.
- Implemented cycle-level pipelining to fully utilize hardware in every cycle, eliminating overhead. Reduced precision by scaling bitwidth to minimize area and shorten critical paths, while optimizing computation for higher throughput. Achieved **200 MHz on a 130 nm process with 0.827M μm^2 area and 46.8 nW power consumption**.
- Achieved **3rd place among undergraduate teams** in post-layout power, performance, and area evaluation

FPGA-Accelerated Audio Beat Detection Using Spectral Flux Analysis

Apr. 2023 – Jun. 2023

[\[Report Link\]](#) [\[Demo Video\]](#)

- Developed a music recording and automatic beat detection system on FPGA. Implemented an 8-point pipelined FFT and spectral flux analysis to detect audio beats by analyzing onset strength in the frequency domain.
- Utilized a mere **9% of the Altera DE2-115 FPGA's total logic**, ensuring a lightweight implementation.

Awards

2021 Xilinx PYNQ AI/IoT Hackathon 2nd Place

Skills

Languages: Verilog, SystemVerilog, C ++, Python, Perl, Matlab

Technologies: Verdi, Design Vision, Innovus, PrimeTime, Quartus FPGA